

Research Article

Improving the ON/OFF Current Ratio and Ambipolarity of Doping-Less Tunneling Carbon-Nanotube FET Using Drain Engineering Technique

Maryam Ghodrati^{1*}, Ali Mir¹, Ali Naderi²

¹Department of Electronics, Faculty of Engineering, Lorestan University, Khorramabad, Iran

²Faculty of Engineering, Imam Khomeini International University, Ghazvin, Iran

* Correspondence: my.ghodrati@gmail.com

Received: 6 August 2024; **Revised:** 18 October 2024; **Accepted:** 18 October 2024; **Published:** 24 October 2024

Abstract: This paper presents a novel structure utilizing a doping-less (DL) tunneling carbon nanotube field-effect transistor (T-CNTFET) with dual drain work functionality aimed at enhancing the ON/OFF current ratio. The proposed design features a zigzag carbon nanotube (CNT) of type (13, 0) with a diameter of 1 nm. It employs HfO₂ as the gate oxide, which is 2 nm thick and has a dielectric constant of 16. The CNT serves as an intrinsic semiconductor for the source and drain regions, which are composed of metals with appropriate work functions. By selecting appropriate metals for the source and drain regions, the necessity for doping as a fabrication step is avoided, simplifying construction and reducing costs for the nanoscale device. This design includes two drain electrodes, each measuring 15 nm in length and having different work functions (DWFs). The work function of the drain positioned closest to the channel (DWFAC) is set at 3.9 eV, which is 0.5 eV lower than that of the CNT, while the other drain section has a work function of 3.4 eV, 1 eV lower than the CNT. The electrical properties of the device were examined through quantum numerical simulations using the non-equilibrium Green's function (NEGF) method. The results indicate that the proposed structure significantly decreases the OFF-state current and improves the ON/OFF current ratio. Additionally, the leakage current is substantially lowered, resulting in favorable changes to the device's ambipolarity, along with a reduction in hot carrier effects and subthreshold swing (SS).

Keywords: doping-less T-CNTFET, ON/OFF current ratio, ambipolarity, band-to-band tunneling

1. Introduction

As semiconductor devices continue to shrink into the nanoscale, downsizing silicon transistors has become increasingly challenging. For instance, the Boltzmann equation restricts the subthreshold swing of transistors to approximately 60 mV/dec at room temperature [1–3]. Inherent limitations such as power consumption, the speed of transitioning from ON to OFF states, and the need for operation at lower supply voltages necessitate the development of new devices. Additionally, MOSFETs are no longer sufficient to meet the standards set by the International Technology Roadmap for Semiconductors (ITRS) [4–6].

To meet the ITRS requirements, it is essential to adopt new technologies, including the use of carbon-based substances like graphene and Carbon Nanotubes (CNTs) as channels in transistors [7–10]. CNTs are especially advantageous for nanotechnology in transistor development owing to their one-dimensional (1D) structure, adjustable band gap, excellent

electrical conductivity, quasi-ballistic transport characteristics, and elevated Fermi velocity. These structures are composed of single atom thick, cylindrical carbon molecules that create a tube with walls made entirely of carbon atoms.

The distinctive mechanical, chemical, optical, and electrical characteristics of CNTs render them exceptionally valuable for numerous applications including microelectronics, microwave absorption, chemical sensing, Electromagnetic Interference shielding (EMI), biosensing, and aerospace technologies [11–14]. Single-Walled Carbon Nanotubes (SWCNTs) are a highly promising option for channels in Field-Effect Transistors (FETs) because of their one-dimensional structure and exceptional structural quality. Carbon Nanotube FETs (CNTFETs) demonstrate superior performance compared to conventional silicon transistors, as their 1D band structure minimizes scattering effects [15–18]. To address the limitations of conventional devices and develop integrated circuits with lower energy consumption, various innovations, such as Tunneling Carbon Nanotube FETs (T-CNTFETs), have emerged.

These devices have garnered significant attention for their low OFF-state current and high subthreshold slope compared to MOSFETs [19–22]. Additionally, they exhibit a high ON/OFF current ratio, which is a critical advantage. However, T-CNTFETs also face challenges, including low ON-state current, direct source-to-drain tunneling, and ambipolarity [23–26]. Furthermore, T-CNTFETs face several challenges in the manufacturing process, including the high costs related to ion implantation and the considerable thermal budget required for the high-temperature thermal annealing process. Additionally, the heavy doping levels required for T-CNTFETs make them vulnerable to Random Dopant Fluctuations (RDF), which can adversely affect device performance [27–30].

One major challenge in miniaturizing transistors is the creation of diode junctions between the source and drain and the channel regions. This issue can potentially be addressed by utilizing a Doping-Less (DL) transistor structure [31–33]. In doping-less structures, one significant advantage is the elimination of the doping importation step during manufacturing. This contrasts with conventional T-CNTFET structures, where the development of the drain and source metal requires the application of voltage, adding complexity to the manufacturing process [34–36]. The challenge of incorporating doping into the drain and source regions is notably greater than that of applying a metal coating. As a result, DL structure offers a more streamlined manufacturing process compared to traditional designs, making it a superior option in terms of efficiency and simplicity [37–39]. In DL transistors, the semiconductor CNT remains intrinsic throughout, with the source and drain regions selected based on metals with appropriate work functions. This design eliminates the need for doping by inducing the source and drain regions through careful work function selection [40–44].

DL structures are particularly appealing because they help reduce Short Channel Effects (SCEs) and streamline the manufacturing process compared to conventional transistors. The DL technique effectively mitigates the complications associated with abrupt junctions, enhancing fabrication efficiency, scaling capabilities, and overall reliability. Additionally, DL transistors improve ambipolar behavior and reduce high leakage current, which are two significant challenges faced by T-CNTFETs [45–50]. In recent years, a number of experimental and theoretical studies have been conducted to enhance the performance of T-CNTFETs regarding scaling capabilities and overall figure of merits. Notable advancements include the implementation of hetero-dielectric dual material gate doping-less TFETs [34–36], the development of junction-less work function engineered gates [37], and the adoption of Gate-All-Around (GAA) structures [38]. Additionally, techniques combining high-k and low-k gate dielectrics [39], gate-drain overlap [51], and gate-drain underlap [52] have been explored. Moreover, several new structures incorporating 2D materials have been reported recently [49, 50, 53–56]. For example, in [49], researchers introduced an n-p-n bipolar junction transistor (BJT) device composed of heavily doped molybdenum ditelluride (n-MoTe₂) and germanium selenide (p-GeSe). Additionally, in [50], a high gate-tunable rectification was demonstrated in a van der Waals heterostructure made from n-type rhenium disulfide (n-ReS₂) and p-type germanium selenide (p-GeSe). Two-dimensional (2D) materials, such as graphene, Transition Metal Dichalcogenides (TMDs), and black phosphorus, have emerged as promising candidates for the fabrication of T-CNTFETs. Their unique electronic properties, thinness, and high surface area offer significant advantages in the development of next-generation transistors.

In this work, we have proposed a novel doping-less transistor that incorporates drain work function engineering. The design features a zigzag-type CNT with a 1 nm diameter, utilizing HfO₂ as the gate oxide, which has a thickness of 2 nm and a dielectric constant of 16. The CNT remains intrinsic and serves as the semiconductor for both the source and drain regions, which are composed of metals with suitable work functions. In our proposed structure, the drain electrode is segmented into two distinct sections, each measuring 15 nm in length and possessing Different Work Functions (DWFs). The work

function of the drain section adjacent to the channel (DWFAC) is set at 3.9 eV, which is 0.5 eV lower than that of the CNT. Meanwhile, the work function of the other part of the drain is chosen to be 3.4 eV, representing a 1 eV reduction relative to the CNT work function. All the techniques discussed in the literature aimed at enhancing the ON/OFF current ratio and minimizing ambipolarity in T-CNTFETs primarily influence the ON current performance, and gate-drain capacitance and often involve costly fabrication processes. The ambipolarity in T-CNTFET is owing to the undesired tunneling process at the drain-channel interface when the applied voltage at the gate is reversed. In our proposed structure, by using dual drain metals with different work functions, the tunneling barrier at the interface of the drain-channel is expanded, as a result, the ambipolar conduction and switching characteristics are improved. We have designated this innovative structure as the Doping-Less Tunneling Carbon Nanotube Field-Effect Transistor with dual different work functions in the drain region (DD-DL-TCNTFET). We conducted a comparative analysis between the proposed structure, the Doping-Less Tunneling Carbon Nanotube Field-Effect Transistor (DL-TCNTFET) [40], and the conventional Tunneling Carbon Nanotube Field-Effect Transistor (T-CNTFET) [11], all maintaining identical dimensions. Our simulations were executed in the ballistic regime, utilizing Non-Equilibrium Green's Function (NEGF) analysis in mode-space to evaluate performance metrics and operational characteristics. This approach allows for a thorough understanding of how the modifications in the proposed DD-DL-TCNTFET influence its effectiveness compared to traditional designs. We utilized MATLAB 2019a software to analyze the proposed structure and plotted various performance parameter graphs. The simulation results indicate that the proposed DD-DL-TCNTFET significantly reduces the OFF-state current while enhancing the ON/OFF current ratio. Furthermore, the new structure exhibits enhanced ambipolarity, superior switching characteristics, and significantly reduced leakage current, effectively tackling two critical challenges commonly encountered in conventional T-CNTFETs.

The subsequent sections of the paper are organized as follows.

- Section 2 outlines the proposed device configuration and its physical characteristics.
- Section 3 details the simulation approach employed in our analysis.
- Section 4 presents the simulation results for the proposed structure.
- Section 5 compares the performance parameters of our structure with those of other recently reported devices.
- Sections 6 and 7 of the paper include perspectives, future trends, and a summary of findings and results.

2. Device configuration

Figure 1a,b illustrate the three-dimensional (3D) structure and a cross-sectional view of the proposed design. The nanotube employed is a zigzag type (13, 0) with a diameter of 1 nm. The gate oxide is composed of material HfO_2 , featuring a thickness of 2 nm and a dielectric constant of 16. In the proposed structure, the drain electrode is partitioned into two segments, each 15 nm long ($L_{D1} = 15$ nm, $L_{D2} = 15$ nm), featuring different work functions (ϕ_{M3} and ϕ_{M4}). The work function of the drain section adjacent to the channel (ϕ_{M4}) is set at 3.9 eV, which is 0.5 eV lower than that of the CNT ($\phi_{M1} = 4.4$ eV). The work function of the other portion of the drain (ϕ_{M3}) is set at 3.4 eV, representing a 1 eV decrease relative to the CNT work function. The source work function (ϕ_{M2}) is chosen as 5.4 eV, which is 1 eV higher than the CNT work function.

The lengths of both the drain and source are 30 nm ($L_D = L_S = 30$ nm), while the gate length, equal to the channel length, is 20 nm ($L_G = 20$ nm), with no overlap between the source and drain. All simulations were conducted at a temperature of 300 K ($T = 300$ K) to demonstrate the performance enhancements of the proposed structure. We compared the DD-DL-TCNTFET with the DL-TCNTFET [40] and the conventional T-CNTFET [11] under identical dimensions and conditions. The simulations were performed in the ballistic regime employing Non-Equilibrium Green's Function (NEGF) analysis in mode-space. All results presented here were obtained using MATLAB 2019a software. The physical details and specifications of the mentioned structures are summarized in Table 1.




Figure 1. (a) Three-dimensional structure of the proposed design (DD-DL-TCNTFET). (b) Cross-sectional view of the DD-DL-TCNTFET, illustrating the arrangement of components, including the zigzag carbon nanotube, gate dielectric, and the dual work-function drain electrodes

Table 1. Details of physical characteristics of T-CNTFET [11], DL-TCNTFET [40], and DD-DL-TCNTFET structures

Parameters	Device Type		
	T-CNTFET [11]	DL-TCNTFET [40]	DD-DL-TCNTFET (Proposed)
CNT type	zigzag (13,0)	zigzag (13,0)	zigzag (13,0)
CNT diameter	1 nm	1 nm	1 nm
Gate length	20 nm	20 nm	20 nm
Drain length	30 nm	30 nm	L _{D1} = 15 nm, L _{D2} = 15 nm
Source length	30 nm	30 nm	30 nm
Gate dielectric constant	16	16	16
Gate dielectric thickness	2 nm	2 nm	2 nm
Temperature	300 K	300 K	300 K
Gate metal work function	4.4 eV	4.4 eV	$\phi_{M1} = 4.4$ eV
Drain metal work function	-	3.4 eV	$\phi_{M4} = 3.9$ eV, $\phi_{M3} = 3.4$ eV
Source metal work function	-	5.4 eV	$\phi_{M2} = 5.4$ eV
Source/drain doping density	1×10^7 cm ⁻¹	-	-

From a fabrication standpoint, the development of an array of these nanodevices is expected to be highly beneficial, as it allows for the uniform production of individual devices without requiring junctions or variations in doping concentration. This simplification can enhance manufacturing efficiency and reduce costs. The fabrication possibility of the proposed

structure based on the reports presented in [27, 57–60] is described as follows. The fabrication process of doping-less T-CNTFETs begins with substrate preparation, where a clean silicon or silicon dioxide wafer is prepared for subsequent layers. CNTs are grown using Chemical Vapor Deposition (CVD), allowing for control over their properties such as diameter and density. After growth, CNTs are transferred and aligned on the substrate. Source and drain electrodes are then formed by depositing metallic films through techniques such as photolithography or electron-beam lithography, followed by creating a gate oxide layer made of high-k dielectric materials such as HfO_2 to regulate the electrostatic field in the channel. Subsequent steps involve precise etching to define the CNT channel length and ensure a doping-less structure without introducing doping profiles. Post-fabrication treatments, including thermal annealing, enhance contact quality between the CNTs and metal electrodes. Finally, the devices undergo electrical and structural testing to assess performance characteristics such as current-voltage behavior. For more details, refer to [27, 57–60].

3. Simulation approach

In this paper, we present a numerical model of the Schrödinger equation utilizing the NEGF approach, applied self-consistently with the Poisson equation. The CNT channel, along with its coupling to the drain and source regions, is described through the Hamiltonian (H) matrix and corresponding self-energy matrices, denoted as Σ_1 and Σ_2 . The Green's function is obtained by Equation (1) as outlined below [4, 6, 13, 15]:

$$G(E) = [(E + i\alpha^+)I - H - \Sigma_1 - \Sigma_2]^{-1} \quad (1)$$

In the equation above, E is energy level, α^+ is an infinitesimal value and I is the identity matrix. Once the Green's function is derived, various physical parameters can be obtained through the NEGF formulation. In the ballistic regime, the channel states are populated by the Fermi energy levels of the source and drain, determined by the equation [4, 6, 14, 16]:

$$D_{1(2)} = G\Gamma_{1(2)}G^\dagger \quad (2)$$

In the given expression, $G^\dagger$ corresponds to the Hermitian conjugate of matrix G , while $\Gamma_{1(2)}$ denotes the widening of energy levels resulting from the connections to the source and drain, as specified in Equation (3) [4, 6, 16]:

$$\Gamma_{1,2} = i(\Sigma_{1,2} - \Sigma_{1,2}^\dagger) \quad (3)$$

In the equation above, $\Sigma^\dagger$ is the Hermitean conjugate of the self-energy matrix. Next, the charge distribution within the channel is determined based on the states filled by the source and drain connections. The charge density in the CNT channel, utilizing the Green's function, can be expressed as [4, 6, 14, 16]:

$$Q(z) = (-e) \int_{-\infty}^{+\infty} dE \cdot \text{sgn}[E - E_N(z)] \cdot \{D_S(E, z) \cdot f(\text{sgn}[E - E_N(z)](E - E_{FS})) + D_D(E, z) \cdot f(\text{sgn}[E - E_N(z)](E - E_{FD}))\} \quad (4)$$

where, e is the electron charge, E_N is the neutral charge level, $\text{sgn}(E)$ is the sign function, f is the Fermi-Dirac distribution function, D_S and D_D are the local densities of states for the source and drain, E_{FS} and E_{FD} are the Fermi level of the source and drain, respectively. To achieve a self-consistent solution, the NEGF equation is iteratively solved alongside the Poisson

equation until convergence is reached. After establishing self-consistency, the source-drain current can be computed by use of the Landauer—Buttiker formula according to the Equation (5) as follows [4, 6, 16]:

$$I = \frac{4e}{h} \int T(E)[f_1(E) - f_2(E)]dE \quad (5)$$

where, h represents Planck's constant and $T(E)$ is the transmission coefficient, computed as follows [4, 6, 16]:

$$T(E) = \text{Tr}(\Gamma_1 G \Gamma_2 G^\dagger) \quad (6)$$

where, Tr is the trace operator. Overview of simulation algorithm and iteration process in NEGF analysis illustrates in Figure 2. For the digitization and numerical modeling of the device structure in two dimensions, mesh sizes are set to 0.25 nm in the Z-direction and 0.1 nm in the R direction, both selected uniformly. Moreover, for the simulation of the DD-DL-TCNTFET, DL-TCNTFET, and conventional T-CNTFET, we employed the self-consistent coupling of Poisson and Schrödinger equations within the NEGF framework. All simulation outcomes were generated using MATLAB 2019.a, with the accuracy of the simulator confirmed in prior studies [11, 15, 16, 21, 23].




Figure 2. Overview of simulation algorithm and iteration process in NEGF analysis

4. Simulation results and discussions

Figure 3a presents the transport characteristics of the proposed structure (DD-DL-TCNTFET), DL-TCNTFET, and the conventional T-CNTFET, evaluated under two distinct drain-source voltages. The results indicate that DD-DL-TCNTFET significantly decreases the OFF state current when compared to both the DL-TCNTFET and conventional T-CNTFET structures. Additionally, there is a notable improvement in ambipolarity, enhancing the device's versatility and performance in various applications.

In the proposed structure utilizing dual drain electrodes with DWFs, the tunneling barrier at the drain-channel interface is effectively widened, resulting in a reduced probability of Band-to-Band Tunneling (BTBT). As a result, the OFF state current for the proposed design at $V_{DS} = 0.2$ V and $V_{GS} = 0$ V is approximately six times smaller than that of both the DL-TCNTFET and the conventional T-CNTFET.




Figure 3. (a) I_{DS} - V_{GS} transfer characteristics diagram in $V_{DS} = 0.2, 0.4$ V (b) sub-threshold swing versus gate-source voltage in $V_{DS} = 0.4$ V

The sub-threshold slope is critical phenomena in examining SCEs. A greater value of this slope indicates that the device is more reliable and exhibits lower leakage currents, thereby reducing the Sub-threshold Swing (SS). The SS parameter is essential for assessing power consumption in the sub-threshold region of short-channel devices. Conventional TCNTFETs achieve a sub-threshold swing that is smaller than the theoretical limit of 60 mV/decade, making these devices particularly attractive for low-power dissipation applications. The sub-threshold swing can be determined using the following formula [14, 16]:

$$SS = 10^3 \frac{V_{GS2} - V_{GS1}}{\log(I_{DS2}) - \log(I_{DS1})} (\text{mV/dec}) \quad (7)$$

In Figure 3b, the Sub-threshold Swing (SS) is analyzed as a function of gate-source voltage. The results indicate that the proposed structure demonstrates a significant improvement in sub-threshold swing compared to the other two mentioned structures. Specifically, at $V_{DS} = 0.4$ V and $V_{GS} = 0.3$ V, the proposed structure achieves an SS of 34.82 mV/decade, while the DL-TCNTFET exhibits an SS of 38.97 mV/decade, and the conventional T-CNTFET shows an SS of 45.45 mV/decade. The reduction in SS in the proposed design can be attributed to the widening of the tunneling barrier at the drain-channel interface, facilitated by the dual electrodes with DWFs in the drain region. This enhancement improves the tunneling phenomenon and the ambipolarity of the device. As a result, the electrostatic control capability of the gate is increased, leading to a more favorable distribution of the central potential within the channel, and ultimately reducing SCEs.

Drain current versus of the drain-source voltage for the DD-DL-TCNTFET, DL-TCNTFET, and conventional T-CNTFET is presented in Figure 4. According to the figure, the saturation current of both the proposed structure and the DL-TCNTFET is lower than that of the conventional T-CNTFET across the specified gate-source voltages. Specifically, at a gate-source voltage of $V_{GS} = 0.5$ V, the ON state current for the proposed structure and the DL-TCNTFET is 0.29 μA , while the conventional T-CNTFET shows an ON state current of 0.33 μA .

Figure 5 depicts the ON/OFF current ratio as a function of the ON state current. This current ratio is obtained from the transfer curve in Figure 3a by horizontally sweeping a window of V_{DD} , defined between V_{GS-ON} and V_{GS-OFF} (where $V_{GS-OFF} = V_{GS-ON} - V_{DD}$), corresponding to I_{ON} and I_{OFF} , respectively. The power supply voltage is set to 0.4 V ($V_{DD} = 0.4$ V).

As observed, the current ratio at $V_{DS} = 0.4$ V for DD-DL-TCNTFET is higher than that of both the DL-TCNTFET and conventional T-CNTFET structures. The maximum current ratio for the DD-DL-TCNTFET exceeds 10^8 , while the ratios for the DL-TCNTFET and conventional T-CNTFET are on the order of 10^6 . The significant improvement in the

current ratio of the DD-DL-TCNTFET structure can be attributed to the reduced curvature of the energy band near the drain-channel interface and the narrowing of the tunneling path in the OFF state.




Figure 4. Drain current versus of the drain-source voltage for T-CNTFET, DL-TCNTFET and DD-DL-TCNTFET structures in $V_{GS} = 0.4, 0.5$ V




Figure 5. The ON/OFF current ratio curve versus ON current for the DD-DL-TCNTFET, DL-TCNTFET and conventional structures in $V_{DS} = 0.4$ V

Figure 6 presents the energy band diagram as a function of position along the CNT channel for the mentioned structures at $V_{GS} = -0.4$ V and $V_{DS} = 0.4$ V. As indicated in Figure 6, the separation between the conduction and valence bands at the channel-drain interface for the proposed structure is greater than that observed in the other two structures. As a result, the probability of BTBT in DD-DL-TCNTFET at negative gate-source voltages is significantly lower. The DD-DL-TCNTFET structure, which incorporates dual electrodes with DWFs along the drain region, effectively reduces the curvature of the energy band in proximity to the drain-channel junction. This results in a wider tunneling barrier and enhances the ambipolarity compared to the other two structures.




Figure 6. Energy band diagrams versus position along the CNT channel for the structures (a) conventional T-CNTFET (b) DL-TCNTFET and (c) DD-DL-TCNTFET, illustrating the tunneling width between the channel's valence band and the drain's conduction band at $V_{DS} = 0.4V$ and $V_{GS} = -0.4V$

Figure 7 illustrates the magnitudes of the electric field as a function of position along the CNT. It is notable that the maximum electric field in the ON state is reduced in DD-DL-TCNTFET compared to both the DL-TCNTFET and conventional T-CNTFET structures. This reduction effectively mitigates the effects of hot carriers, which are unfavorable and potentially detrimental phenomena in short-channel devices. Consequently, the proposed design demonstrates enhanced reliability by limiting the impact of hot carrier effects.




Figure 7. Electric field versus position along the CNT at $V_{DS} = 0.4$ V and $V_{GS} = 0.4$ V

4.1 Influence of variations in the lengths of the drain electrodes on the ON/OFF current ratio

In this section, we aimed to further explore and assess the proposed structure by analyzing how variations in the lengths of the drain electrodes (L_{D1} , L_{D2}) impact the device's performance, while keeping the work functions constant (ϕ_{M3} , ϕ_{M4}). Initially, we set the lengths of the drain electrodes equal ($L_{D1} = L_{D2} = 15$ nm). We then varied the lengths of the drain electrodes to $L_{D1} = 5$ nm, $L_{D2} = 25$ nm; $L_{D1} = 10$ nm, $L_{D2} = 20$ nm; $L_{D1} = 15$ nm, $L_{D2} = 15$ nm; $L_{D1} = 20$ nm, $L_{D2} = 10$ nm; and $L_{D1} = 25$ nm, $L_{D2} = 5$ nm, conducting the necessary investigations for each case. Figure 8 illustrates the transfer characteristics of the proposed structure. It was observed that as the length of L_{D1} increases, the OFF state current decreases, indicating that the tunneling barrier at the channel-drain interface widens, which improves ambipolarity.




Figure 8. Transfer diagram by changing the length of L_{D1} in the proposed structure at $V_{DS} = 0.4$ V

Figure 9 illustrates the ON/OFF current ratio in relation to the ON current as the length of L_{D1} is varied in the proposed structure at $V_{DS} = 0.4$ V. The data shows that reducing the OFF-state current leads to a significant increase in the ON/OFF current ratio within the proposed structure. As L_{D1} 's length increases, the current ratio improves owing to a reduced band curvature in proximity to the drain-channel junction which shortens the tunneling path in the OFF state. Notably, while the leakage current associated with L_{D1} decreases substantially with increasing length, the ON current also experiences a slight reduction. Consequently, we chose to set the lengths of the drain electrodes to 15 nm ($L_{D1} = L_{D2} = 15$ nm).




Figure 9. The ON/OFF current ratio versus ON current by changing the length of L_{D1} in the proposed structure at $V_{DS} = 0.4$ V

4.2 Influence of increasing the work function of the drain section adjacent to the channel on the ON/OFF current ratio

To further investigate and gather more precise data about the performance of the DD-DL-TCNTFET structure, we fixed the lengths of L_{D1} and L_{D2} at 15 nm and varied the DWFAC (ϕ_{M4}). We initially set the DWFAC at 3.9 eV and then selected ϕ_{M4} values of 3.6, 3.7, 3.8, 3.9, and 4 eV. The transfer characteristics and the ON/OFF current ratio for these configurations are illustrated in Figures 10 and 11, respectively. It is evident that as ϕ_{M4} is adjusted from 3.6 eV to 4 eV, the OFF state current decreases while the current ratio increases, as demonstrated in Figure 11. It is important to note that there are limitations to increasing the value of the DWFAC (ϕ_{M4}), as doing so can misalign the energy bands at the channel-drain interface. This misalignment leads to an increased tunneling barrier in the channel-drain region, which poses an obstacle for charge carriers attempting to cross from the channel to the drain in the ON state. Consequently, while increasing ϕ_{M4} may reduce the OFF state current and improve the ON/OFF current ratio, it also results in a decrease in the ON current. Therefore, a trade-off must be carefully considered between the value of ϕ_{M4} , the ON state current, and the leakage current to optimize the overall performance of the proposed structure.

Figures 12 and 13 illustrate the sub-threshold swing and the current ratio as functions of the DWFAC (ϕ_{M4}) and the length of L_{D1} . The simulation results show that, within the defined range, as both ϕ_{M4} and L_{D1} increase, the SS parameter exhibits a decreasing trend, while the current ratio demonstrates an increasing trend. The presence of dual drain electrodes with DWFs in the proposed structure effectively increases the channel length owing to the widening of the barrier. This expansion leads to a reduction in leakage current, which in turn contributes to a lower SS. A smaller SS enhances channel control, reduces leakage, and minimizes energy dispersion, leading to an improved I_{ON}/I_{OFF} ratio and better scalability for the device. Consequently, this design approach improves the overall device performance by enhancing the current ratio and optimizing the switching characteristics.




Figure 10. Transfer diagram by changing the ϕ_{M4} in the proposed structure at $V_{DS} = 0.4$ V




Figure 11. The ON/OFF current ratio versus ON current by changing the ϕ_{M4} in the proposed structure at $V_{DS} = 0.4$ V




Figure 12. Current ratio diagram and sub-threshold swing versus ϕ_{M4} in $V_{DS} = 0.4$ V




Figure 13. Current ratio diagram and sub-threshold swing versus the length of L_{D1} in $V_{DS} = 0.4$ V

5. The proposed structure performance comparisons

To evaluate the advantages of the proposed design in the nanoscale regime, we performed a quantum simulation-based comparison among DD-DL-TCNTFET, DL-TCNTFET, and conventional T-CNTFET structures, focusing on key performance parameters. Table 2 presents the comparative results for these structures. The findings indicate that the ON/OFF current ratio has improved by approximately five orders of magnitude, with a sub-threshold swing recorded at 34.82 mV/dec in the nanoscale regime. Furthermore, both the OFF current and leakage current have decreased significantly, which is particularly beneficial for high-speed, low-power consumption, and superior-performance switching applications. These improvements highlight the efficacy of the proposed design in enhancing device performance in nanoscale electronics.

Table 2. Comparison of several key parameters of the proposed structure, DL-TCNTFET, and the conventional T-CNTFET structures

Parameters	Structures		
	Conventional	DL-TCNTFET	DD-DL-TCNTFET
ON current (μA)	3.30×10^{-1}	2.87×10^{-1}	2.88×10^{-1}
OFF current (μA)	2.50×10^{-4}	2.96×10^{-5}	2.74×10^{-9}
ON/OFF current ratio	1.30×10^3	9.72×10^3	1.05×10^8
Subthreshold swing (mV/dec)	45.45	38.97	34.82

Moreover, a comparison has been conducted between several parameters of the proposed structure and those of previously reported architectures, as summarized in Table 3. The results indicate that the ON/OFF current ratio and SS values of DD-DL-TCNTFET outperform many of the structures documented in the literature. Significantly, the ambipolarity observed in the proposed device has been greatly reduced and is nearly eliminated. This enhancement is attributed to the optimization of the DWFAC (ϕ_{M4}) and the length of L_{D1} , tailored for the desired performance.

Additionally, one of the challenges commonly associated with CNTFET structures pertains to doping control at the junctions between n-type and p-type regions or their intrinsic counterparts. In our proposed structure, which leverages DL technology, the need for doping has been eliminated, effectively resolving this issue. This advancement not only simplifies fabrication but also contributes to the overall performance and reliability of the device. Additionally, the process of importing doping and establishing n-type to p-type connections, as well as working with intrinsic materials, necessitates highly advanced and precise equipment. This remains a significant challenge, particularly at very small scales.

Based on the studies conducted on the proposed structure, it can be concluded that the dual drain electrodes with DWFs and a length of $L_{D1} = L_{D2} = 15$ nm demonstrate superior performance. This configuration results in notable improvements in several key metrics, including transfer characteristics, sub-threshold swing, ON/OFF current ratio, reduction of ambipolarity, and decreased leakage current. These enhancements underscore the effectiveness of the proposed design in advancing CNTFET technology for nanoscale applications.

Table 3. Comparison of the sub-threshold swing and the ON-OFF current ratio of different structures for TFETs

Types of TFET Structures	Simulation Approach	Ref.	Parameters		
			Sub-Threshold Swing (mV/dec)	ON/OFF Current Ratio	VDD(V)
N-N+-N FET	NEGF	[45]	92	7×10^3	0.5
MDDP-T-CNTFET	NEGF	[15]	36.66	3.66×10^2	0.4
U-CNTFET	NEGF	[44]	66	2.8×10^3	0.4
P-N TFET	NEGF	[41]	60	2×10^3	0.3
DL-TCNTFET	NEGF	[40]	38.97	9.72×10^3	0.4
DJSD-DL-CNTFET	NEGF	[36]	59.67	1.12×10^5	0.3
Proposed (DD-DL-TCNTFET)	NEGF	-	34.82	1.05×10^8	0.4

6. Perspectives and future trends

Two-dimensional materials, such as graphene, Transition Metal Dichalcogenides (TMDs), and black phosphorus, have emerged as promising candidates for the fabrication of T-CNTFETs. Their unique electronic properties, thinness, and high surface area offer significant advantages in the development of next-generation transistors [53, 54]. Many 2D materials exhibit excellent carrier mobility, which can lead to enhanced switching speeds and improved overall device performance in TFETs. This is especially beneficial for high-frequency applications. The ability to tune the band gap of 2D materials through layer thickness adjustments or chemical modification enables precise control over the electronic properties of TFETs, allowing for optimized performance in specific applications. TFETs constructed with 2D materials can operate at lower voltage levels compared to traditional MOSFETs. This characteristic is crucial for low-power electronics, extending battery life in portable devices [55, 56]. Many 2D materials can exhibit ambipolar transport properties, allowing for both n-type and p-type behavior. This versatility can be leveraged in the design of mixed-signal circuits and complementary logic devices. The 2D nature of these materials allows for the fabrication of ultrathin devices, reducing SCEs and improving scalability for future nanoscale applications. The integration of 2D materials in tunneling FETs presents exciting opportunities to overcome the limitations of conventional semiconductor technologies. With their unique properties enabling low-power operation, high-speed performance, and versatility, 2D materials are set to play a significant role in the development of next-generation electronic devices and systems [53–56]. Ongoing research and innovation in this field continue to unveil their vast potential in both academic and industrial applications. This presents a highly appealing opportunity to advance both theoretical and practical studies in the future. This issue may be studied in the future works of our research group.

7. Conclusions

In this paper, we propose a novel structure based on a DL-T-CNTFET utilizing work function engineering. The electrical properties of the device are simulated using the NEGF approach. A comparative analysis was conducted between the proposed structure, the DL-T-CNTFET, and the conventional T-CNTFET, all maintaining the same dimensions. The results demonstrate that the proposed structure exhibits superior immunity against SCEs owing to the application of drain work function engineering. By employing two electrodes with distinct work functions in the drain region, the curvature of the energy bands near the drain-channel interface is reduced, resulting in a wider tunneling barrier compared to the other

two structures. Additionally, the proposed design offers several advantages, including a high ON/OFF current ratio, a lower sub-threshold swing, and a reduced ON-state electric field. These enhancements indicate the potential of the proposed DL-T-CNTFET structure for improved performance in nanoscale electronic applications.

Data availability

The data will be available if requested.

Conflict of interest

The authors declare that there are no conflict of interest.

References

- [1] P. B. Pillai, P. Umari, and M. M. De Souza, "Are carbon nanotubes still a viable option for ITRS 2024?" In Proc. 2013 IEEE International Electron Devices Meeting, Washington, DC, USA, Dec. 9-11, 2013. <http://doi.org/10.1109/IEDM.2013.6724735>.
- [2] B. Ghosh and M. W. Akram, "Junction less tunnel field effect transistor," *IEEE Electron Device Letters*, vol. 34, no. 5, pp. 584-586, 2013. <http://doi.org/10.1109/LED.2013.2253752>.
- [3] C. Y. Chen, T. A. Ameen, H. Ilatikhameneh, R. Rahman, G. Klimeck, and J. Appenzeller, "Channel thickness optimization for ultrathin and 2-D chemically doped TFETs," *IEEE Transactions on Electron Devices*, vol. 65, no. 10, pp. 4614-4621, 2018. <https://doi.org/10.1109/ted.2018.2862408>.
- [4] S. Datta, "Nanoscale device modeling: the Green's function method," *Superlattices and Microstructures*, vol. 28, no. 4, pp. 253-278, 2000. <https://doi.org/10.1006/spmi.2000.0920>.
- [5] M. Ghodrati, A. Mir, and A. Farmani, "Non-destructive label-free biomaterials detection using tunneling carbon nanotube-based biosensor," *IEEE Sensors Journal*, vol. 21, no. 7, pp. 8847-8854, 2021. <https://doi.org/10.1109/JSEN.2021.3054120>.
- [6] S. O. Koswatta, M. S. Lundstrom, and D. E. Nikonov, "Performance comparison between p-i-n tunneling transistors and conventional MOSFETs," *IEEE Transactions on Electron Devices*, vol. 56, no. 3, pp. 456-465, 2009. <https://doi.org/10.1109/TED.2008.2011934>.
- [7] P. Bal, M. W. Akram, P. Mondal, and B. Ghosh, "Performance estimation of sub-30 nm junctionless tunnel FET (JLTFET)," *Journal of Computational Electronics*, vol. 12, pp. 782-789, 2013. <https://doi.org/10.1007/s10825-013-0483-6>.
- [8] S. I. Amin and R. K. Sarin, "Charge-plasma based dual-material and gate-stacked architecture of junctionless transistor for enhanced analog performance," *Superlattices and Microstructures*, vol. 88, pp. 582-590, 2015. <https://doi.org/10.1016/j.spmi.2015.10.017>.
- [9] M. J. Lee and W. Y. Choi, "Effects of device geometry on hetero-gate-dielectric tunneling field-effect transistors," *IEEE Electron Device Letters*, vol. 33, no. 10, pp. 1459-1461, 2012. <https://doi.org/10.1109/led.2012.2206790>.
- [10] A. Sunny and R. K. Sarin, "An analysis on ambipolar reduction techniques for charge plasma based tunnel field effect transistors," *Journal of Nanoelectronics and Optoelectronics*, vol. 11, 2016.
- [11] S. O. Koswatta, D. E. Nikonov, and M. S. Lundstrom, "Computational study of carbon nanotube p-i-n tunnel FETs," In Proc. IEEE International Electron Devices Meeting, Washington, DC, USA, Dec. 5, 2005, pp. 518-521. <http://doi.org/10.1109/IEDM.2005.1609396>.
- [12] S. Anand, S. I. Amin, and R. K. Sarin, "Analog performance investigation of dual electrode based doping-less tunnel FET," *Journal of Computational Electronics*, vol. 15, pp. 94-103, 2016. <https://doi.org/10.1007/s10825-015-0771-4>.
- [13] M. Ghodrati, A. Farmani, and A. Mir, "Nanoscale sensor-based tunneling carbon nanotube transistor for toxic gases detection: a first-principle study," *IEEE Sensors Journal*, vol. 19, no. 17, pp. 7373-7377, 2019. <https://doi.org/10.1109/jsen.2019.2916850>.

- [14] A. Naderi and M. Ghodrati, "An efficient structure for T-CNTFETs with intrinsic-n-doped impurity distribution pattern in drain region," *Turkish Journal of Electrical Engineering and Computer Sciences*, vol. 26, no. 5, pp. 2335-2346, 2018. <https://doi.org/10.3906/elk-1709-180>.
- [15] A. Naderi and M. Ghodrati, "Improving band-to-band tunneling in a tunneling carbon nanotube field effect transistor by multi-level development of impurities in the drain region," *European Physical Journal Plus*, vol. 132, 2017. <https://doi.org/10.1140/epjp/i2017-11784-1>.
- [16] A. Naderi and M. Ghodrati, "Cut off frequency variation by ambient heating in tunneling pin CNTFETs," *ECS Journal of Solid State Science and Technology*, vol. 7, no. 2, p. M6, 2018. <https://doi.org/10.1149/2.0241802jss>.
- [17] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energy-efficient electronic switches," *Nature*, vol. 479, pp. 329-337, 2011. <https://doi.org/10.1038/nature10679>.
- [18] H. Y. Chang, S. Chopra, B. Adams, J. Li, S. Sharma, Y. Kim, et al., "Improved subthreshold characteristics in tunnel field-effect transistors using shallow junction technologies," *Solid-State Electronics*, vol. 80, pp. 59-62, 2013. <https://doi.org/10.1016/j.sse.2012.10.013>.
- [19] K. Nadda and M. J. Kumar, "Schottky collector bipolar transistor without impurity doped emitter and base: design and performance," *IEEE Transactions on Electron Devices*, vol. 60, no. 9, pp. 2956-2959, 2013. <https://doi.org/10.1109/ted.2013.2272943>.
- [20] A. Sharma, A. K. Reza, and K. Roy, "Proposal of an intrinsic-source broken-gap tunnel FET to reduce band-tail effects on subthreshold swing: a simulation study," *IEEE Transactions on Electron Devices*, vol. 63, no. 6, pp. 2597-2602, 2016. <https://doi.org/10.1109/ted.2016.2553086>.
- [21] M. Ghodrati, A. Mir, and A. Naderi, "New structure of tunneling carbon nanotube FET with electrical junction in part of drain region and step impurity distribution pattern," *AEU International Journal of Electronics and Communications*, vol. 117, p. 153102, 2020. <https://doi.org/10.1016/j.aeue.2020.153102>.
- [22] D. Ghosh, M. S. Parihar, G. A. Armstrong, and A. Kranti, "High-performance junctionless MOSFETs for ultralow-power analog/RF applications," *IEEE Electron Device Letters*, vol. 33, no. 10, pp. 1477-1479, 2012. <https://doi.org/10.1109/led.2012.2210535>.
- [23] A. Naderi, M. Ghodrati, and S. Baniardalani, "The use of a Gaussian doping distribution in the channel region to improve the performance of a tunneling carbon nanotube field-effect transistor," *Journal of Computational Electronics*, vol. 19, pp. 283-290, 2020. <https://doi.org/10.1007/s10825-020-01445-1>.
- [24] M. Ghodrati, A. Mir, and A. Farmani, "2D materials/heterostructures/metasurfaces in plasmonic sensing and biosensing," in *Plasmonics-Based Optical Sensors and Detectors*, Singapore: Jenny Stanford Publishing, 2024. <https://doi.org/10.1201/9781003438304>.
- [25] M. W. Akram and B. Ghosh, "Analog performance of double gate junctionless tunnel field effect transistor," *Journal of Semiconductors*, vol. 35, no. 7, 2014. <https://doi.org/10.1088/1674-4926/35/7/074001>.
- [26] W. Wang, X. Yang, N. Li, G. Xiao, S. Jiang, C. Xia, et al., "Transport study of gate and channel engineering on the surrounding-gate CNTFETs based on NEGF quantum theory," *Journal of Computational Electronics*, vol. 13, pp. 192-197, 2014. <https://doi.org/10.1007/s10825-013-0499-y>.
- [27] S. Bala and M. Khosla, "Design and analysis of electrostatic doped tunnel CNTFET for various process parameters variation," *Superlattices and Microstructures*, vol. 124, pp. 160-167, 2018. <https://doi.org/10.1016/j.spmi.2018.10.007>.
- [28] M. Ghodrati, A. Mir, and A. Farmani, "Sensitivity-enhanced surface plasmon resonance sensor with bimetal/tungsten disulfide (WS₂)/MXene (Ti₃C₂T_x) hybrid structure," *Plasmonics*, vol. 17, pp. 1973-1984, 2022. <https://doi.org/10.1007/s11468-022-01685-w>.
- [29] H. Ilatikhameneh, Y. Tan, B. Novakovic, G. Klimeck, R. Rahman, and J. Appenzeller, "Tunnel field-effect transistors in 2-D transition metal dichalcogenide materials," *IEEE Journal on Exploratory Solid-State Computational Devices and Circuits*, vol. 1, pp. 12-18, 2015. <https://doi.org/10.1109/jxcdc.2015.2423096>.
- [30] M. Ghodrati, A. Mir, and A. Farmani, "Proposing of SPR biosensor based on 2D Ti₃C₂T_x MXene for uric acid detection immobilized by uricase enzyme," *Journal of Computational Electronics*, vol. 22, pp. 560-569, 2023. <https://doi.org/10.1007/s10825-022-01959-w>.
- [31] Y. Lv, W. Qin, Q. Huang, S. Chang, H. Wang, and J. He, "Graphene nanoribbon tunnel field-effect transistor via segmented edge saturation," *IEEE Transactions on Electron Devices*, vol. 64, no. 6, pp. 2694-2701, 2017. <https://doi.org/10.1109/ted.2017.2691360>.
- [32] Q. Cao, J. Tersoff, D. B. Farmer, Y. Zhu, and S. J. Han, "Carbon nanotube transistors scaled to a 40-nanometer footprint," *Science*, vol. 356, no. 6345, pp. 1369-1372, 2017. <https://doi.org/10.1126/science.aan2476>.

- [33] M. Ghodrati, A. Mir, and A. Farmani, "Carbon nanotube field effect transistors-based gas sensors," in *Nanosensors for Smart Cities*, Philadelphia, PA, USA: Elsevier, 2020, pp. 171-183. <https://doi.org/10.1016/B978-0-12-819870-4.00036-0>.
- [34] S. Anand, S. I. Amin, and R. K. Sarin, "Performance analysis of different material based dual electrode doping-less TFET," *Advanced Materials Proceedings*, vol. 2, no. 6, pp. 384-387, 2017. <https://doi.org/10.5185/amp.2017/607>.
- [35] S. Anand and R. K. Sarin, "Dual material gate doping-less tunnel FET with hetero gate dielectric for enhancement of analog/RF performance," *Journal of Semiconductors*, vol. 38, no. 2, p. 024001, 2017. <https://doi.org/10.1088/1674-4926/38/2/024001>.
- [36] M. Ghodrati and A. Mir, "Improving the performance of a doping-less carbon nanotube FET with dual junction source and drain regions: numerical studies," *Journal of Circuits, Systems and Computers*, vol. 31, no. 10, 2022. <https://doi.org/10.1142/s0218126622501821>.
- [37] K. Tamersit, "Quantum simulation of a junctionless carbon nanotube field-effect transistor with binary metal alloy gate electrode," *Superlattices and Microstructures*, vol. 128, pp. 252-259, 2019. <https://doi.org/10.1016/j.spmi.2019.02.001>.
- [38] S. G. Shirazi, G. R. Karimi, and S. Mirzakuchaki, "GAA CNT TFETs structural engineering: a higher ON current, lower ambipolarity," *IEEE Transactions on Electron Devices*, vol. 66, no. 6, pp. 2822-2830, 2019. <https://doi.org/10.1109/ted.2019.2912950>.
- [39] S. H. Tahaei, S. S. Ghoreishi, R. Yousefi, and H. Aderang, "A computational study of a carbon nanotube junctionless tunneling field-effect transistor (CNT-JLTFET) based on the charge plasma concept," *Superlattices and Microstructures*, vol. 125, pp. 168-176, 2019. <https://doi.org/10.1016/j.spmi.2018.11.004>.
- [40] M. Ghodrati, A. Mir, and A. Naderi, "Proposal of a doping-less tunneling carbon nanotube field-effect transistor," *Materials Science and Engineering B*, vol. 265, 2021. <https://doi.org/10.1016/j.mseb.2020.115016>.
- [41] K. Tamersit, "Computational study of pn carbon nanotube tunnel field-effect transistor," *IEEE Transactions on Electron Devices*, vol. 67, no. 2, pp. 704-710, 2020. <https://doi.org/10.1109/ted.2019.2957050>.
- [42] Y. Lv, Q. Huang, H. Wang, S. Chang, and J. He, "A numerical study on graphene nanoribbon heterojunction dual-material gate tunnel FET," *IEEE Electron Device Letters*, vol. 37, no. 10, pp. 1354-1357, 2016. <https://doi.org/10.1109/led.2016.2597155>.
- [43] M. Ghodrati, A. Mir, and A. Farmani, "Numerical analysis of a surface plasmon resonance based biosensor using molybdenum disulfide, molybdenum trioxide, and MXene for the diagnosis of diabetes," *Diamond and Related Materials*, vol. 132, 2023. <https://doi.org/10.1016/j.diamond.2022.109633>.
- [44] K. Alam and R. Lake, "Performance metrics of a 5 nm, planar, top gate, carbon nanotube on insulator (COI) transistor," *IEEE Transactions on Nanotechnology*, vol. 6, no. 2, pp. 186-190, 2007. <https://doi.org/10.1109/tnano.2007.891821>.
- [45] K. Tamersit, "Sub-10 nm junctionless carbon nanotube field-effect transistors with improved performance," *AEU International Journal of Electronics and Communications*, vol. 124, p. 153354, 2020. <https://doi.org/10.1016/j.aeue.2020.153354>.
- [46] Z. Ramezani and A. A. Orouji, "Dual metal gate tunneling field effect transistors based on MOSFETs: a 2-D analytical approach," *Superlattices and Microstructures*, vol. 113, pp. 41-56, 2018. <https://doi.org/10.1016/j.spmi.2017.09.042>.
- [47] M. Ghodrati, A. Mir, and A. Farmani, "Sensitivity enhancement of the surface plasmon resonance biosensor based on hybrid structure using MXene and MoS₂ for refractive index sensing: an angular interrogation approach," *Sensing and Imaging*, vol. 25, 2024. <https://doi.org/10.1007/s11220-024-00491-4>.
- [48] M. Ghodrati, A. Mir, and J. Wen, "Metamaterials and metasurfaces for sensor and biosensor applications," in *Electromagnetic Wave Control Techniques of Metasurfaces and Metamaterials*, J. Wen, Ed., Hershey, PA, USA: IGI Global, 2024. <https://doi.org/10.4018/979-8-3693-2599-5.ch003>.
- [49] G. Dastgeer, Z. M. Shahzad, H. Chae, Y. H. Kim, B. M. Ko, and J. Eom, "Bipolar junction transistor exhibiting excellent output characteristics with a prompt response against the selective protein," *Advanced Functional Materials*, vol. 32, no. 38, 2022. <https://doi.org/10.1002/adfm.202204781>.
- [50] G. Dastgeer, A. M. Afzal, G. Nazir, and N. Sarwar, "p-GeSe/n-ReS₂ heterojunction rectifier exhibiting a fast photoresponse with ultra-high frequency-switching applications," *Advanced Materials Interfaces*, vol. 8, no. 22, p. 2100705, 2021. <https://doi.org/10.1002/admi.202100705>.
- [51] A. S. Verhulst, W. G. Vandenberghe, K. Maex, and G. Groeseneken, "Tunnel field-effect transistor without gate-drain overlap," *Applied Physics Letters*, vol. 91, no. 5, 2007. <https://doi.org/10.1063/1.2757593>.

- [52] A. Naderi and M. Ghodrati, "Improvement in the performance of tunneling carbon nanotube field effects transistor in presence of underlap," *Journal of Modeling in Engineering*, vol. 17, no. 59, pp. 215-224, 2019. <https://doi.org/10.22075/jme.2019.17482.1704>.
- [53] M. Usman, S. Nisar, D. K. Kim, S. Golovynskyi, M. Imran, G. Dastgeer, et al., "Polarization-sensitive photodetection of anisotropic 2D black arsenic," *Journal of Physical Chemistry C*, vol. 127, no. 19, pp. 9076-9082, 2023. <https://doi.org/10.1021/acs.jpcc.2c08630>.
- [54] G. Dastgeer, S. Nisar, A. Rasheed, K. Akbar, V. D. Chavan, D. K. Kim, et al., "Atomically engineered, high-speed non-volatile flash memory device exhibiting multibit data storage operations," *Nano Energy*, vol. 119, 2024. <https://doi.org/10.1016/j.nanoen.2023.109106>.
- [55] S. Nisar, S. Ajmal, G. Dastgeer, M. S. Zafar, I. Rabani, M. W. Zulfikar, et al., "Chemically doped-graphene FET photodetector enhancement via controlled carrier modulation with an iron (III)-chloride," *Diamond and Related Materials*, vol. 145, 2024. <https://doi.org/10.1016/j.diamond.2024.111089>.
- [56] S. Nisar, G. Dastgeer, M. Shahzadi, Z. M. Shahzad, E. Elahi, A. Irfan, et al., "Gate-assisted MoSe₂ transistor to detect the streptavidin via supporter molecule engineering," *Materials Today Nano*, vol. 24, 2023. <https://doi.org/10.1016/j.mtnano.2023.100405>.
- [57] J. P. Colinge, C. W. Lee, N. Dehdashti Akhavan, R. Yan, I. Ferain, P. Razavi, et al., "Junctionless transistors: physics and properties," in *Semiconductor-on-Insulator Materials for Nanoelectronics Applications*, Berlin, Heidelberg, Germany: Springer, 2011, pp. 187-200. https://doi.org/10.1007/978-3-642-15868-1_10.
- [58] N. Gupta and A. Dixit, "Carbon nanotube field-effect transistors (CNFETs): structure, fabrication, modeling, and performance," in *Carbon Nanomaterial Electronics: Devices and Applications*, Singapore: Springer, 2021, pp. 199-214. https://doi.org/10.1007/978-981-16-1052-3_9.
- [59] M. D. Bishop, G. Hills, T. Srimani, C. Lau, D. Murphy, S. Fuller, et al., "Fabrication of carbon nanotube field-effect transistors in commercial silicon manufacturing facilities," *Nature Electronics*, vol. 3, pp. 492-501, 2020. <https://doi.org/10.1038/s41928-020-0419-7>.
- [60] Z. Zhang, X. Liang, S. Wang, K. Yao, Y. Zhu, Q. Chen, et al., "Doping-free fabrication of carbon nanotube based ballistic CMOS devices and circuits," *Nano Letters*, vol. 7, no. 12, pp. 3603-3607, 2007. <https://doi.org/10.1021/nl0717107>.