Hou, Z., Wang, X. and Yi, Y. 2026. A Schematic-Level Digital Near-Memory Computing Architecture Utilizing 1T3R Memristor Arrays and Pipelined MAC for Pattern Recognition. Journal of Electronics and Electrical Engineering. 5, 2 (Aug. 2026), 411–426. DOI:https://doi.org/10.37256/jeee.52202610117.