Hou, Z.; Wang, X.; Yi, Y. A Schematic-Level Digital Near-Memory Computing Architecture Utilizing 1T3R Memristor Arrays and Pipelined MAC for Pattern Recognition. J. Electron. Electric. Eng. 2026, 5, 411-426.