Hou, Z., Wang, X., & Yi, Y. (2026). A Schematic-Level Digital Near-Memory Computing Architecture Utilizing 1T3R Memristor Arrays and Pipelined MAC for Pattern Recognition. Journal of Electronics and Electrical Engineering, 5(2), 411–426. https://doi.org/10.37256/jeee.52202610117