Z. Hou, X. Wang, and Y. Yi, “A Schematic-Level Digital Near-Memory Computing Architecture Utilizing 1T3R Memristor Arrays and Pipelined MAC for Pattern Recognition”, J. Electron. Electric. Eng., vol. 5, no. 2, pp. 411–426, Aug. 2026.