Hou, Z., X. Wang, and Y. Yi. “A Schematic-Level Digital Near-Memory Computing Architecture Utilizing 1T3R Memristor Arrays and Pipelined MAC for Pattern Recognition”. Journal of Electronics and Electrical Engineering, vol. 5, no. 2, Aug. 2026, pp. 411-26, doi:10.37256/jeee.52202610117.