Hou, Zeyuan, Xiaomeng Wang, and Yang Yi. “A Schematic-Level Digital Near-Memory Computing Architecture Utilizing 1T3R Memristor Arrays and Pipelined MAC for Pattern Recognition”. Journal of Electronics and Electrical Engineering 5, no. 2 (August 19, 2026): 411–426. Accessed September 14, 2026. https://ojs.wiserpub.com/index.php/JEEE/article/view/10117.